

### **REMARKS**

The Advisory Action of July 13, 2009, and the Final Office Action mailed April 1, 2009, have been carefully reviewed and these remarks are responsive thereto. Claims 1, 3-7, 9, 12-15, and 35 have been amended, claims 2, 8, and 11 have been canceled, and new claims 40-42 have been added. Support for the amendments and new claims may be found in Applicants' specification and drawings as originally filed. No new subject matter has been introduced with these amendments. Claims 1, 3-7, 9, 10, 12-15, 35, 36, and 40-42 remain pending upon entry of the present paper. Reconsideration and allowance of the instant application are respectfully requested.

#### ***Rejections Under 35 U.S.C. § 102***

Claims 1-15 and 35-36 stand rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 6,292,019 to New et al. (hereinafter referred to as "*New*"). Applicants respectfully traverse.


In order to support a rejection based on anticipation under section 102, a reference must teach every aspect of a claimed invention either explicitly or impliedly, and any feature not directly taught must be inherently present; in other words, no question of obviousness is present. *See* MPEP § 706.02 (V.). *New* fails to meet the standard of a section 102 rejection for at least the reasons discussed below.

Independent claim 1 has been amended to recite features similar to those previously found in claim 2 (now canceled). Independent claim 1 recites,

An integrated circuit, comprising:

- first and second reconfigurable interconnect portions;
- a data processing portion configured to extract a second bit pattern from part of a first bit pattern and provide the second bit pattern to configure the second reconfigurable interconnect portion, wherein the first bit pattern is arranged to configure the first reconfigurable interconnect portion.

The Office Action at page 3 (in reference to claim 2) analogizes multiplexer 320A and 320B (not shown) of *New* as two reconfigurable interconnect portions and controls to 320A (322 and 324) and 320B (not shown) as two sets of configuration bits, and asserts that one of the sets



Independent claim 36 recites the features of “a reconfigurable interconnect portion; ... a bit pattern ... to load a configuration of the reconfigurable interconnect portion; and ... a second bit pattern to load a second configuration of a second reconfigurable interconnect portion,

wherein the second set is a subset of the first set.” As discussed above, *New* does not teach or suggest one set of controls (i.e. the alleged bit patterns) to be a subset of the other set of controls. Accordingly, *New* also fails to anticipate claim 36.

Independent Claim 35 recites the feature of “a storage unit storing individually selectable bit patterns, each bit pattern associated with one of the first pins and arranged to configure the reconfigurable interconnect portion to connect the associated one of the first pins to any one of the second pins.” The Advisory Action page 2 analogizes multiplexer outputs 110A-H as a plurality of outputs (e.g., a first set of pins) and the inputs to multiplexers 320A-H as a plurality of inputs (e.g., a second set of pins). As is shown in figure 3, the output 110A is not connectable to inputs of 320B-H (i.e., not connectable to any one of the input pins). Thus, even assuming (without admitting) that such analogies are proper, *New* would not teach or suggest the claim 35 feature of a reconfigurable interconnect portion able “to connect the associated one of the first pins to any one of the second pins” (emphasis added). Thus, *New* also fails to anticipate claim 35.

Applicants respectfully request that the §102 rejection be withdrawn.

### **CONCLUSION**

All rejections having been addressed, Applicants respectfully submit that the instant application is in condition for allowance, and respectfully solicits prompt notification of the same. However, if for any reason the Examiner believes the application is not in condition for allowance or there are any questions, the examiner is requested to contact the undersigned at (202) 824-3307.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Date: September 30, 2009

By:           /Ross Dannenberg/            
Ross Dannenberg, Reg. No. 49,024  
1100 13<sup>th</sup> Street, N.W.  
Washington, D.C. 20005-4051  
Tel: (202) 824-3000  
Fax: (202) 824-3001